Datasheet4U Logo Datasheet4U.com

HCTS373T - Radiation Hardened Octal Transparent Latch/ Three-State

Description

The Intersil HCTS390MS is a Radiation Hardened dual decade ripple counter.

The HCTS390MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family .

Features

  • 3 Micron Radiation Hardened CMOS SOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 1012 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC Oper.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (Renesas)

Part Number Description
HCTS373MS Radiation Hardened Octal Transparent Latch
HCTS374MS Radiation Hardened Octal D-Type Flip-Flop
HCTS374T Radiation Hardened Octal D-Type Flip-Flop
HCTS30MS Radiation Hardened 8-Input NAND Gate
HCTS32MS Radiation Hardened Quad 2-Input OR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCTS390MS September 1995 Radiation Hardened Dual Decade Ripple Counter Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16 TOP VIEW CP0N 1 1 MR 1 2 Q0 1 3 CP1N 1 4 Q1 1 5 16 VCC 15 CP0N 2 14 MR 2 13 Q0 2 12 CP1N 2 11 Q1 2 10 Q2 2 9 Q3 2 Features • 3 Micron Radiation Hardened CMOS SOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x 1012 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.5V • LSTTL Input Compatibility - VIL = 0.8V Max - VIH = 2.
Published: |